Cadence Digital and Signoff Tools Certified on Samsung Foundry's 14LPP Process
[ Back ]   [ More News ]   [ Home ]
Cadence Digital and Signoff Tools Certified on Samsung Foundry's 14LPP Process

Reference flow enables system and semiconductor companies to accelerate delivery of 14nm FinFET designs

SAN JOSE, Calif., March 30, 2016 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its complete suite of digital and signoff tools has achieved certification for Samsung Foundry's Process Design Kit (PDK) and foundation library for the 14LPP process. The Cadence® 14nm FinFET reference flow has been validated by Samsung using a quad-core design with the ARM® Cortex®-A53 processor, which was implemented with the low-power methodology covering power-gating, IEEE 1801 UPF2.0 power intent, memory retention and multibit-FF optimization.

Cadence Logo. (PRNewsFoto/Cadence Design Systems, Inc.) (PRNewsFoto/CADENCE DESIGN SYSTEMS_ INC_)

 The Cadence digital and signoff tools met all of Samsung's accuracy requirements, providing customers with a faster path to implementation and closure, as well as optimal power, performance and area (PPA) on the 14LPP process. In addition, the Cadence signoff tools have been certified for tapeout against the Samsung certification criteria. The tools in the flow include:

For more information on the Cadence digital and signoff solutions, please visit

"Samsung worked closely with Cadence to put a certified reference flow in place so our joint customers can reduce iterations and improve predictability when creating 14nm FinFET designs," said Ben Suh, senior vice president of sales and marketing at Samsung Foundry. "The ease-of-use of the design flow and methodology enhances the value of our foundry capability and provides our customers with the ability to create high-value designs within tight market windows."

"The certification of the Cadence tools ensures tight correlation and predictability, providing customers with confidence that 14nm FinFET designs work as intended," said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group and the System Verification Group at Cadence. "Customers using the Cadence flow on the Samsung 14nm FinFET process can also achieve smaller area, higher performance and lower power-consumption benefits in addition to faster turnaround times."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and Conformal are registered trademarks and Genus, Innovus, Modus, Quantus, Tempus and Voltus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
Email Contact

Logo -


To view the original version on PR Newswire, visit:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.