Accellera Forms IP Security Assurance Working Group

ELK GROVE, Calif., Sept. 06, 2018 (GLOBE NEWSWIRE) -- Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today the formation of the IP Security Assurance Working Group.  The charter of the new working group is to provide a security assurance standard for hardware IP and its associated components to address security risks when integrated into embedded systems.   

The formation of the IP Security Assurance Working Group (IPSA WG), in accordance with Accellera procedures, follows Proposed Working Group (PWG) activity that has been open to industry input since April 2018. The PWG had 45 participants from 20 companies including Silicon providers, IP vendors and EDA and verification vendors.  It has been meeting every two weeks since its inception to collect requirements, identify technical feasibility and industry interest and ultimately decide if it should move forward to develop the standard.

“As an industry organization, we are continually in search of and open to new opportunities to develop standards that improve design and verification productivity,” stated Lu Dai, Chair of Accellera. “The PWG demonstrated the clear need for a standard in this area, and the commitment from leaders in the industry was evident from the initial meeting.” 

“The scope of this new working group is to focus on existing standards that pertain to IP specification, design, verification and integration where security risk is a concern,” stated Brent Sherman, IPSA WG Chair.  “There is no standard available to address security assurance in the development and delivery of IP, and the stakeholders involved are committed to working toward a standard that is comprehensive, flexible and scalable. I look forward to working with the Accellera members to develop and deliver this new standard to the community.”

The new working group will be meeting every 2 weeks, with the first meeting on October 2, 2018.  To find out more about the IPSA WG visit here.  If you are not already an Accellera member and are interested in joining to participate in the working group, visit here 

Background on IP Security Assurance Working Group
There is a certain level of risk when integrating third-party IP (3PIP) into silicon. The risk stems from unknown behaviors that may occur once integrated, which could result as an exploitable vulnerability.  Even if the source was provided, these unknowns may still exist since integrators typically treat 3PIP as “black-box” technology.  Silicon owners need a security assurance standard for acceptance before integrating 3PIP in order to minimize risk in their products.  High-quality silicon products are only such when they are built from high-quality IPs.

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit Find out more about  membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: Cadence Design Systems, Inc.; Mentor, A Siemens Business; and Synopsys, Inc.

Accellera and Accellera Systems Initiative are trademarks of Accellera Systems Initiative Inc. All other trademarks and trade names are the property of their respective owners.

For more information, contact:

Barbara Benjamin
Public Relations for Accellera Systems Initiative
Phone: +1 503 209 2323

accellera logo.jpg

Review Article Be the first to review this article
Featured Video
Latest Blog Posts
Alex Carrick, Chief Economist at ConstructConnectThe AEC Lens
by Alex Carrick, Chief Economist at ConstructConnect
Canada Reached Some Labour Market Milestones in August
ASIC Architects and Hardware Engineers at D. E. Shaw Research for D. E. Shaw Research at New York, New York
Senior Highway Engineer for RS&H at Jacksonville, Florida
Assistant Professor in Applied GIS for University of San Diego at San Diego, California
Product Design Engineer - Softgoods for Apple Inc at Cupertino, California
GIS Specialist for Schneider Geospatial at Indianapolis, Indiana
Director, Industrial Machinery Solutions- SISW PLM for Siemens AG at Livonia, Michigan
Upcoming Events
Building Innovation 2021 Resilience Sessions Virtual at United States - Sep 27 - 29, 2021
NIBS Building Innovation 2021: Virtual Edition. at United States - Sep 27 - 29, 2021
The 2nd international conference on Utopian and Sacred Architecture Studies at Online event Alexandria Egypt - Oct 5 - 7, 2021
Autodesk University 2021 | Free digital conference at United States - Oct 5 - 14, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise