PLDA Announces vDMA™, a Highly Efficient Many-Channel DMA Engine Engineered for Virtualized Systems in Data Centers, to Be Demonstrated at Flash Memory Summit 2017

PLDA’s vDMA allows thousands of independent and concurrent DMA channels to be distributed among a number of Virtual Machines without sacrificing performance or resource utilization

SAN JOSE, Calif. — (BUSINESS WIRE) — August 7, 2017 — PLDA, the industry leader in PCI Express® interface IP solutions, today announced their vDMA™ IP Core, a highly efficient many-channel DMA engine specifically engineered for SoCs that power tomorrow’s virtualized data centers. PLDA has created a demonstration of this new technology for exhibition at Flash Memory Summit 2017, to be held August 7-10, 2017 in Santa Clara, CA.

PLDA’s vDMA IP Core is based on a novel architecture that allows thousands of independent and concurrent DMA channels to be distributed among a number of Virtual Machines (VMs) without sacrificing throughput, latency, or resource utilization. Additionally, it incorporates the data protection and security features required by Enterprise storage and Networking applications.

The exponential traffic growth in Data Centers and the convergence of compute, storage, and network fabric within virtualized systems requires the development of SoCs that implement DMA engines that can move data efficiently between a large number of Virtual Machines. The traditional DMA architecture is limited, however, as it replicates resources for each DMA channel, leading to a high gate count, and typically does not implement the data security and VM isolation features required in today’s Data Center environments.

The PLDA vDMA IP Core solves these issues by providing the scalability required to support thousands of DMA channels and hundreds of VMs, without compromising on performance or resource utilization. This provides significant benefits for SoCs targeted at virtualized data center applications, such as multi-core and many-core network and flow processors, Smart NICs, NVMe and other storage controllers.

The main features of PLDA’s vDMA IP Core include:

  • Up to 2048 dynamically reconfigurable DMA channels
  • Up to 512 Virtual machines
  • Up to 128 outstanding read and write requests
  • Data path and Context memory protected with CRC and Parity bits
  • VM Isolation enforced with sideband signaling for identification and access control

According to Arnaud Schleich, CEO of PLDA, “PLDA’s vDMA IP core will enable our data center SoC designers to build devices that take advantage of virtualization more efficiently. This new DMA architecture will empower data centers to move even more data, with better performance and improved Quality of Services, for the benefit of Cloud users everywhere”.

For more Information:

  • Explore PLDA’s vDMA at Flash Memory Summit, to be held on August 7-10, 2017 in Santa Clara, CA.
    • Visit PLDA in Booth #826 at the Flash Memory Summit to view our brand new vDMA demo.
    • Don't miss the Enterprise Storage Design Session (Part 1) in Forum D12 (August 8th 3:40-6:05) where Stephane Hauradou will present "Multi-DMA Virtualization for Storage Enterprise Applications"
  • Visit the vDMA webpage on the PLDA website.

About PLDA
PLDA has been successfully delivering PCI and PCI Express IPs for more than 20 years. With over 6,200 licenses, PLDA has established a vast customer base and the world’s broadest PCIe ecosystem. PLDA has maintained its leadership over four generations of PCI Express specifications, enabling customers to reduce risk and accelerate time-to-market for their ASIC and FPGA based designs. PLDA provides a complete PCIe solution with its IP cores, FPGA boards for ASIC prototyping, PCIe BFM/testbenches, PCIe drivers and APIs. PLDA is a global company with offices in North America (San Jose, California) and Europe (France, Italy, Bulgaria).

PCI-SIG, PCI Express and PCIe are trademarks or registered trademarks of PCI-SIG. Xilinx, Virtex, and Ultrascale+ are trademarks of Xilinx. All other trademarks are the property of their respective owners.


Romain Tourneau, +33 4 28 38 04 66
Marketing Manager
Email Contact

Review Article Be the first to review this article
Featured Video
Latest Blog Posts
Alex Carrick, Chief Economist at ConstructConnectThe AEC Lens
by Alex Carrick, Chief Economist at ConstructConnect
U.S. initial jobless claims figure – As of July 17, 2021
Senior Project Architect for Gordon Prill, Inc at Sunnyvale, California
Structural Project Engineer for 19six Architects at Santa Barbara, California
Electrical Engineer for Dinter Engineering at Reno, Nevada
Construction Project Manager for Gordon Prill, Inc at Sunnyvale, California
Senior Highway Engineer for RS&H at Jacksonville, Florida
BIM/CAD Specialist for Gordon Prill, Inc at Sunnyvale, California
Upcoming Events
ICSD 2021 : 9th International Conference on Sustainable Development, 8 - 9 September Rome, Italy at Roma Eventi, Pontifical Gregorian University Piazza della Pilotta, 4 Rome Rome Italy - Sep 8 - 9, 2021
Urban Planning & Architectural Design for Sustainable Development – 6th Edition at University of Florence Florence Italy - Sep 14 - 16, 2021
NIBS Building Innovation 2021: Virtual Edition. at United States - Sep 27 - 29, 2021
Autodesk University 2021 | Free digital conference at United States - Oct 5 - 14, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise