Synopsys Accelerates Verification Closure of Multimedia SoCs with Next-Generation Verification IP for HDMI 2.0a and HDCP 2.2

Native SystemVerilog HDMI VIP Includes Built-In Coverage, Verification Planning and Protocol-Aware Debug

MOUNTAIN VIEW, Calif., Feb. 24, 2016 — (PRNewswire) — Synopsys, Inc. (Nasdaq: SNPS), today announced the availability of Verification IP (VIP) for the HDMI version 2.0a standard, supporting High Dynamic Range (HDR) static metadata extensions and built-in support for High-Bandwidth Digital Content Protection (HDCP) version 2.2. Synopsys VC VIP for HDMI enables system-on-chip (SoC) teams to design next-generation multimedia chips with ease of use, fast integration and optimum performance, resulting in accelerated verification closure.

"Consumer electronics companies and content providers are rapidly deploying features enabled by the latest HDMI 2.0a specification, such as HDR video formats and high-bandwidth 4K/UltraHD picture quality," said Rob Tobias, president of HDMI Licensing, LLC. "It's important that our adopters are working to ensure the full 4K/UltraHD experience is delivered to consumers."

Synopsys VIP for HDMI supports callbacks for creating real-time audio/video streaming examples, and custom video timing formats for faster simulation times. It also includes built-in HDCP 2.2 content protection, a security requirement for protecting transfer of UHD 4K content and creating a secured connection between source and display. Synopsys VIP is natively integrated with the Verdi® Protocol Analyzer debug solution and features advanced debug ports for data island, audio and video timing, authentication and encryption for easy and fast debug. Built-in coverage and verification plans are also included to speed up verification coverage closure.

"We continue to collaborate extensively with many leading-edge SoC design teams as new protocols are developed, delivering increased performance and features," said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. "With the introduction of Synopsys HDMI 2.0a and HDCP 2.2 VIP, we provide our customers with advanced capabilities to accelerate the verification closure of their multimedia SoC designs."

Availability & Resources

HDMI 2.0a VIP is available today as a standalone product and as part of the Synopsys VIP Library and Synopsys Verification Compiler product. The DesignWare® HDMI 2.0 Controllers, PHYs and HDCP 2.2 Content Protection IP are also available now.

For more information on the HDCP 2.2 authentication process, please reference Synopsys' white paper: Demystifying the HDCP2.2 Authentication Process.

About Synopsys Verification IP

Synopsys VC VIP, based on its next-generation architecture and implemented in native SystemVerilog and UVM, offers native performance, native debug with Verdi® Protocol Analyzer, ease of use, complete configurability and comprehensive coverage. These capabilities substantially increase user productivity for one of the most difficult and time-consuming aspects of SoC design and verification. The Synopsys VC VIP library includes a broad portfolio of interface, bus and memory protocols. More information is available at www.synopsys.com/vip.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 16th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.
650-584-8635
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/synopsys-accelerates-verification-closure-of-multimedia-socs-with-next-generation-verification-ip-for-hdmi-20a-and-hdcp-22-300225297.html

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article

Bentley: YII Going DigitalAwards2021

Featured Video
Latest Blog Posts
Alex Carrick, Chief Economist at ConstructConnectThe AEC Lens
by Alex Carrick, Chief Economist at ConstructConnect
Canada Stubs Toe Along Jobs Recovery Path
Jobs
Technical Sales Representative for Rulon International at Saint Augustine, Florida
Senior Software Developer (Revit API) for Microdesk at Boston, Massachusetts
Senior Highway Engineer for RS&H at Jacksonville, Florida
Construction Sales Executive for Microdesk at Los Angeles, California
Project Architect for Handel Architects LLP at San Francisco, California
BIM Coordinator for Handel Architects LLP at San Francisco, California
Upcoming Events
DCW - Digital Construction Week at Excel London United Kingdom - May 19 - 20, 2021
MCA 2021 Virtual Summer Meeting, June 14-16 at United States - Jun 14 - 16, 2021
Kenesto: 30 day trial
Digital Cities
CADalog.com - Countless CAD add-ons, plug-ins and more.



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise