Avery Design Systems Announces MIPI UniPro and UFS Verification Solution

ANDOVER, Mass. — (BUSINESS WIRE) — January 11, 2012 — Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced the MIPI-Xactor verification solution supporting the MIPI UniPro and M-PHY, and JEDEC UFS specifications.

MIPI-Xactor is a complete verification solution consisting of SystemVerilog UVM/OVM/VMM compliant Bus Functional Models (BFM), protocol checkers, directed and random compliance test suites, and reference verification frameworks. The MIPI-Xactor allows design and verification engineers to quickly and extensively test the functionality of UFS and UniPro/M-PHY compliant host and device controller-based designs.

“MIPI-Xactor builds on our solid foundation as a leading supplier of PCI Express and USB verification solutions to IP vendors and semiconductor companies,” said Chris Browy, vice president of sales and marketing of Avery Design Systems. “Our solution enables designers to thoroughly verify their designs functionally adhere to the new UFS and UniPro standards and effectively pinpoint areas of non-compliance or performance bottlenecks.”

Key Features

  • UFS Host
    • Emulates host driver and host controller
    • Supports UFS DME and CPort Users
    • Supports command sets


      - Native UFS

      - SCSI SPC-4, SBC-3, SAM-5

  • UniPro Core
    • Emulates UniPro protocol stack layers and M-PHY
    • Supports all service primitives (SAP) and service data units (x_SDU)
    • DME User supports all sequences of control, configuration, and status primitives
    • Transport service


      - Allocates connections between CPorts

      - Schedules message transfers between CPort Users

    • Supports CPort signal interface
    • Supports UniPro Test Feature
  • M-PHY
    • Multiple LANE provisions
    • LS-MODE and HS_MODE
    • LS-MODE NRZ and PWM signalling schemes
    • Multiple power saving modes

Key BFM Features

  • Layered environment based on family of SystemVerilog classes and methods
  • Abstract data model for transfer, packet, and descriptor types
  • Drivers, event callbacks, and scoreboard options automate status and result checking
  • Robust error injection enables modifying, adding, or deleting frames
  • UFS and UniPro transaction trackers (command and packet exchanges)
  • Throughput calculation for performance analysis
  • Random scenario generation with constraints stress design operation
  • Directed tests for focused functional compliance testing including UFS and SCSI commands and UFS and UniPro power modes
  • Functional coverage monitoring of scenario cases
  • Comprehensive protocol checking
  • VMM/UVM/OVM support

1 | 2  Next Page »



Review Article Be the first to review this article
Featured Video
Latest Blog Posts
Alex Carrick, Chief Economist at ConstructConnectThe AEC Lens
by Alex Carrick, Chief Economist at ConstructConnect
A Mid-Summer GDP Shocker, -32.9%
Sanjay GangalNemetschek Group
by Sanjay Gangal
How BIM is Changing Bridge Engineering
Jobs
GIS Project Manager for VHB at Wethersfield, Connecticut
Applications Programmer Analyst I for Southern Nevada Health District at Las Vegas, Nevada
Applications Programmer Analyst II for Southern Nevada Health District at Las Vegas, Nevada
Upcoming Events
ICBEST 2020 at The Westin Bayshore Vancouver Canada - Aug 31 - 2, 2020
Urban Regeneration and Sustainability 2nd Edition conference at University of East London, London, UK University Way London E16 2RD London United Kingdom - Sep 8 - 10, 2020
Context Capture
CADalog.com - Countless CAD add-ons, plug-ins and more.



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise